



GOVERNMENT OF KERALA  
DEPARTMENT OF TECHNICAL EDUCATION  
**COLLEGE OF ENGINEERING TRIVANDRUM**

ENGINEERING COLLEGE P.O.  
THIRUVANANTHAPURAM  
KERALA, INDIA - 695 016

Tel: Office : 91-471-2515556  
Principal: 91-471-2598370  
Fax: 91-471-2515555  
Email: cetvm@cet.ac.in  
Website: www.cet.ac.in

**Dated: May 31, 2025**

Applications are invited from highly motivated candidates for the positions of Junior Research Fellows (JRFs) /Project Associate in sponsored project of Ministry of Electronics & Information Technology (MeitY) under Chip to Startup (C2S) initiative for the project entitled “**A SHAKTI CPU based Smart Vision System on Chip (SoC)**” to be implemented jointly by College of Engineering Trivandrum and M/s Netrasemi Private Limited, Thiruvananthapuram.

1. **Name of Position:** Junior Research Fellow/Project Associate.
2. **Duration: One year.** The initial appointment is for a period of one year and may be extended based on project requirements. The position is purely temporary and co-terminus with the project.
3. **Emoluments:** Consolidated pay of ₹37,000/- for Junior Research Fellow (JRF) and ₹25,000/- for Project Associate.
4. **Minimum Essential Qualifications:** • B.E./B.Tech. in CSE/IT/ECE/allied branches + GATE or equivalent examination qualification. OR • M.E./M.Tech. in CSE/IT/ECE/allied branches + GATE or equivalent examination qualification.  
**Note:** Non-GATE applicants are eligible to apply for the position of Project Associate.
5. **Age limit:** 30 years (5 years relaxation for female/SC/ST/ Physically Handicapped, 03 -years for OBC-NCL Candidate or as per GoI norms)
6. **Last date of receiving the application:** 09/06/2025.

**Desirable skills:** Strong knowledge in RTL coding, computer architecture, SoC design, testing and debugging, and back-end flow. Experienced in ASIC/FPGA implementation (preferably FPGA), with proficiency in programming languages such as Verilog, VHDL, C, and C++, as well as scripting languages/tools like Python, Perl, and Shell for design and test automation. Familiar with industry-standard process lifecycles.

**How to apply?**

Please send your resumes to sreelathag@cet.ac.in.